



Microsoft Research Faculty Summit


2013



The Beast from Below

Doug Burger Director, Client and Cloud Apps Microsoft Research





Application

Algorithm

Language

Hardware complexity largely hidden via stable abstractions and interfaces

Compiler

Architecture (I,S,N)

Microarchitecture

Circuits

Devices

Continuous improvements in all of the lower layers has created consistently large gains in performance



The glory of Moore's Law

The experts look ahead

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore

Director, Research and Development Laboratories, Fainchild Semiconductor division of Fairchild Camera and Instrument Corp.

The future of integrated electronics is the future of electronproliferation of electronics, pushing this science into many

computers—or at last terminals connected to a central comnoter-automatic controls for automobiles, and personal portable communications equipment. The electronic wrist-nologies which are referred to as microelectronics today as watch needs only a display to be feasible today.

systems. In telephone communications, insugated circuits in digital filters will separate channels on multiplex equipment. Integrated circuits will also switch telephone circuits and perform data processing.

Computers will be more powerful, and will be organized in completely different ways. For example, memories built film structures and semiconductor integrated circuits. of integrated electronics may be distributed durughout the



Dr. Gordon E. Moore is one of the new breed of electronic origineers, schooled in the ofreeign) actorious rather then in physical actions another than is electronics. We earned a 6.5. degree in chemistry from the University of California and a Ph.D. degree in physical chemistry from the California irestinate of Technology. He was one of the foundars of Fairchild Berniconstactor and has been director of the moments and director of the research and development laboratories since

muchine instead of being concernment in a central unit. In ics toolf. The advantages of integration will bring about a addition, the improved reliability made possible by integrated circuits will allow the construction of larger processing units Machines similar to those in existence today will be built at Integrated circuits will lead to such wonders as home - lower costs and with finter turn-ground.

By integrated electronics, I mean all the various techwell as any additional ones that result in electronics fenc-But the higgest potential lies in the production of larger tions supplied to the user as irreducible units. These technologies were first investigated in the late 1950's. The object was to miniatarize electronics equipment to include increasingly complex electronic functions in limited space with ninimum weight. Several approaches evolved, including microamembly techniques for individual components, this

Each approach evolved rapidly and converged so that each borrowed techniques from another. Many researchers believe the way of the future to be a combination of the variour approaches.


already using the improved characteristics of thin-film revistors by applying such films directly to an active semiconducfor substrate. These advocating a technology based upon films are developing sophisticated techniques for the attachment of active sensiconductor devices to the nassive film ar-

Both approaches have worked well and are being used

Electronics, Volume 38, Number 8, April 19, 1965



Intel 4004 2300 transistors 740 kHz clock 10um process 10.8 usec/inst



Intel Core i7 980X

1 17B transistors 3 33 GHz clock 32nm process 73.4 psec/inst

%/year, Ratios:

38%, 508000 23%, 4450 15%, 312 34%, 147000



Moore's secret sauce: Dennard scaling

| Device or Circuit Parameter Scaling Factor | | | | | |
|---|------------|--|--|--|--|
| Dimension, Tox, L, W | 1/k | | | | |
| Doping Concentration Na Voltage (V) | k 1/k | | | | |
| Current (I) | 1/k | | | | |
| Capacitance (eA/t) Delay time/circuit (VC/I) | 1/k 1/k | | | | |
| Power dissipation/circuit (VI) | 1/k^2 | | | | |
| Power density (VI/A) | 1 | | | | |
| Historically, k ~= 1.4 | | | | | |

[Dennard, Gaensslen, Yu, Rideout, Bassous, Leblanc, **IEEE JSSC**, 1974]

Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions

ROBERT H. DENNARD, MEMBER, 1828, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, 1828, V. LEO RIDEOUT, MEMBER, 1828, ERNEST BASSOUS, AND ANDRE R. LEBLANC, MEMBER, 1828

Abstract—This paper considers the design, fabrication, and characterization of very small MOSPET switching devices suitable for digital integrated circuits using dimensions of the order of 1 µ. Scaling relationships are presented which show how a conventional MOSPET can be reduced in size. An improved small device structure is presented that uses ion implantation to provide shallow source and drain regions and a nonuniform substrate doping profile. One-dimensional models are used to predict the substrate doping profile and the corresponding threshold voltage versus source voltage characteristic. A two-dimensional current transport model is used to predict the relative degree of short-channel effects for different device parameter combinations. Polysilicon-gate MOSPET's with channel lengths as short as 0.5 µ swere fabricated, and the device characteristics measured and compared with predicted values. The performance improvement expected from using these very small devices in highly miniaturized integrated circuits is projected.


Manuscript received May 20, 1974; revised July 3, 1974.
The authors are with the IBM T. J. Watson Research Center,
Yorktown Heights, N.Y. 10598.

LIST OF SYMBOLS Inverse semilogarithmic slope of subthreshold characteristic. Width of idealized step function profile for channel implant. Work function difference between gate and substrate Dielectric constants for silicon and silicon dioxide. Drain current. Boltzmann's constant. Unitless scaling constant MOSFET channel length. Effective surface mobility. Intrinsic carrier concentration. Substrate acceptor concentration. Band bending in silicon at the onset of strong inversion for zero substrate

2x transistor count 40% faster 50% more efficient




Dennard scaling is dead






Multicore to the rescue?






A brief history of computer architecture



X = {Logic specialization, neural computing, cold computing, ?}



Specialization: A path forward (?)





More gains the lower you go

Code specialization

10x

Logic specialization

100x

Circuit specialization

1000x

Device specialization

10000x



Logic synthesis as a platform

Large gains in efficiency with direct software-to-logic 100x for FPGA/CGRAs, 1000x for ASICs

Development and compilation is a huge challenge

Mix of cores, hard IP blocks, and tools to target them (AutoESL, OpenCL) Map common operations and flows into libraries, compose them

Will see growing adoption, increased tool investment

Initially FPGAs in the cloud, CGRAs/ASICS in the client







Application

Algorithm

Language

Compiler

ISA

Microarchitecture

Circuits

Devices

Logic specialization has great potential in the short term since it is compatible with the higher levels of the stack, but leaves several levels unaddressed



Generality (CPUs) (ASICs)

How do we resolve this tension?



An end to Moore's Law

| High Volume Manufacturing | 2008 | 2010 | 2012 | 2014 | 2016 | 2018 | 2020 | 2022 |
|------------------------------|------|------|------|------|------|------|------|------|
| Technology Node (nm) | 45 | 32 | 22 | 16 | 11 | 8 | 6 | 4 |
| Integration Capacity (BT) | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 |





Approximate computing Changing workloads offer an opportunity

Large-scale machine learning

Computer vision

Bioinformatics

Mining big data

Speech and AI


Robust to reduced precision

Need formal semantics to reason about and bound error

Need to handle dynamic noise and variations




Approximate computing





Transforming von Neumann to NNs







Applications using Neural Transformation

Signal Processing Robotics inverse2kj 3D graphics jmeint Compression jpeg Machine Learning kmeans Image processing sobel

ORIGINAL CODE



NPU-TRANSFORMED CODE



Application

Algorithm

Language

Compiler

Architecture (I,S,N)

Microarchitecture

Circuits

Devices

Gains from NPUs still limited by being hidden behind standard abstractions

HEUIAI ACCEICIANOH



Application Algorithm Language Compiler Architecture (I,S,N) Microarchitecture Circuits **Devices**

New execution models needed:

Hardware synthesis

Neural

Quantum

Cellular automata?

Chemical?

Bayesian?



Neural Networks as a Platform The seeds of widening efforts are growing Many types of networks

Artificial Neural Networks

Bio-inspired Neural Networks (DNNs)

Bio-abstracted Neural Networks

A recent quote from Jim Smith

"Giants are walking the Earth today, but we don't yet know whom they are"



Five predictions for 2025

- 1. Moore's Law will be dead
- 2. Hardware/software compilation will be common
- 3. Neural execution will start to have a complete stack
- 4. Physics-based computation will be a hot topic
- 5. Machines will beat humans at many more tasks







MOSFET (N-type) Transistor Operation

